Enterprise Computing Einführung in das Betriebssystem z/OS

Prof. Dr. Martin Bogdan Dr. rer. nat. Paul Herrmannn Prof. Dr.-Ing. Wilhelm G. Spruth

WS 2009/2010

Teil 2

z/OS Hardware

es 0101 ww6 wgs 09-99

System z Hardware

Modern Mainframes are represented by the z9 EC and z10 EC systems. EC stands for "Enterprise Computer". Next to the EC systems IBM also offers a BC (Business Computer) version, which is less expensive and less powerful (fewer CPUs) than the EC version. Our system in Tuebingen is a BC version.

This script describes the Hardware of z9 EC and z10 EC systems. It consists of 3 parts.

- 1. Chips and chip packaging on a MultiLayer Ceramic module (MLC)
- 2. Packaging the components into a frame
- 3. Hardware Interconnection technologies

Chip and Module Technology

In all aspects a System z mainframe hardware differs greatly from other platforms. The differences are driven by the requirements for superior reliability, availability, I/O performance, and interconnection performance.


Lets start with chips and chip packaging. PCs and most other machines are build using printed circuit boards (PCB). A PCB uses a synthetic, laminated, insulating material to which copper tracks have been added. There are three core materials used in the formation of the bare board:


- 1. resin, normally epoxy
- 2. reinforcement, normally a woven glassfabric
- 3. copper foil.

System z machines use MultiLayer Ceramic (MLC) modules instead. These are manufactured by injection molding a mixture of a fine particulate such as alumina and a binder into a mold containing predesigned ridges and pins. The product is a green body layer of ceramic (green sheet) containing grooves and vias that is thereafter metallized with a conductive paste and laminated to other like layers of ceramic. Solvent extraction of the binder and sintering of the MLC forms the module.

MLC modules have been manufactured by IBM since 1979. IBM also calls them Multi-Chip Modules (MCM) and uses both terms interchangeably.

Using MLC instead of PCB as chip carriers results in tighter chip packaging, faster chip interconnect, and improved reliability. IBM claims there has not been a single electrical failure among all the MLC modules shipped since 1979.








The z9 Multi Chip Moduke (MCM) is also known by the name Multilayer Ceramic Module (MLC). The module mounts:

- 8 dual core CPU chips (labeled PU) for a total of 16 CPUs,
- 4 L2 cache chips labeled SD,
- 1 L2 cache controller chip labeled SC,
- 2 main store controller chips labeled MSC,
- and a single clock chip (CLK).

z9 Processor Chip Two CPU Cores on a single Chip








Layout of a z9 Core

Each CPU (core) duplicates (has 2 copies) of the instruction unit (I-Unit) and the execution units (E-Unit), for fixed (FXU) and for floating (FPU) operations. The instructions are executed independently and asymmetrically (nearly but not exactly in parallel) on each of the two copies of the I-, FXU- and FPU units. The results are compared after processing. In case of a mismatch, an error condition is created.

Both copies access a common L1 cache, and through it, an L2 cache which is common to all CPUs of a z9 system.

The z9 also contains error-checking circuits for data flow parity checking, address path parity checking, and L1 cache parity checking.



z10 Error Detection and Recovery

Fine- grained redundancy and checking throughout design


- ECC on 2 nd and 3 rd -level caches, store buffers, R- Unit state array
- Parity on all other arrays, register files
- Parity or residue checking on data/ address/ execution flow
- Extensive functional, parity, and state checking on control logic
 - Over 20, 000 error checkers in chip

Full architected state of processor buffered in R- Unit with ECC

- Allows precise core retry for almost all hardware errors
 - Dynamic, transparent core sparing in the event of hard error in core

Machine check architecture allows precise software recovery

- Minimizes system impact in rare case of unrecoverable failure




z10 Multi-Chip Module

The z10 Multi-Chip Module looks simpler than the z9 Multi-Chip Module. It contains five Quad core processor chips (labeled PU) for a total of 20 CPUs per MCM, as well as two Storage Control Chips (labeled SC) storing 24 MByte each, for a total of 48 MByte L2 cache for each MCM.

96mm x 96mm MCM

- ▶ 103 Glass Ceramic layers
- ▶ 7 chip sites
- ▶7356 LGA connections
- ▶17 and 20 way MCMs



CMOS 11s chip Technology

- ▶ PU, SC, S chips, 65 nm
- ▶ 5 PU chips/MCM Each up to 4 cores
 - One memory control (MC) per PU chip
 - 21.97 mm x 21.17 mm
 - 994 million transistors/chip
 - L1 cache/PU
 - 64 KB I-cache
 - 128 KB D-cache
 - L1.5 cache/PU
 - -3MB
 - 4.4 GHz
 - 2 Storage Control (SC) chip
 - 21.11 mm x 21.71 mm
 - 1.6 billion transistors/chip
 - L2 Cache 24 MB per SC chip (48 MB/Book)
 - L2 access to/from other MCMs
- ▶ 4 SEEPROM (S) chips
 - 2 x active and 2 x redundant
 - Product data for MCM, chips and other engineering information
- ▶ Clock Functions distributed across PU and SC chips
 - Master Time-of-Day (TOD) and 9037 (ETR) functions are on the SC

z10 Multi-Chip Module (MCM)

The z10 EC MCM chips use CMOS 11S chip technology, based on ten-layer Copper Interconnections and Silicon-On Insulator technologies. The chip lithography line width is 0.065 micron (65 nm). The chip contains close to 1 billion transistors in a 450 mm² die.


The z10 server has five processor (PU) chips per MCM and each PU chip has up to four PUs (cores).

The MCM also has two Storage Control (SC) chips. Each SC chip packs 24MB of SRAM cache, interface logic for 20 cores, and SMP fabric logic into 450 mm². The two SC chips are configured to provide a single 48MB cache shared by all 20 cores on the module.


There are four SEEPROM (S) chips, of which two are active and two are redundant, that contain product data for the MCM, chips and other engineering information.


894 instructions (668 implemented in hardware)

z10 adds 50 instructions to improve compiled code efficiency



Each of the 5 Processor chips on an MCM connects directly to the two L2 cache chips (SC). The memory controller (MC) on each processor chip connects directly to main memory. Allother outside communication, especially I/O, go via the FCB busses of the L2 chips.





z10 Quad-core Processor Chip

Shown to the left are the major building blocks of the z10 chip (top) and the actual chip layout (bottom).

Each Chip contains 4 CPUs (cores).


The CPUs operate at 4.4 GHz. Each CPU has its own L1 cache, consisting of a 64 KByte I-cache and a 128 KByte D-cache, and an additional 3 MByte I1.5 cache.


All CPUs contains the new hardware decimal floating point function (HDFU).

Each Chip has 2 Co-processors, serving as acceletators for data compression and cryptographic functions. Each Co-Processor is shared by two cores.

All 4 cores share a common Memory Controller (MC), a common L2 cache interface, and a common I/O Bus Controller (GX), which in turn interfaces to the Host Channel (HCA). The HCA is the replacement to the z9 Memory Bus adapter (MBA).

Enterprise quad-core z10 chip





Four cores (PUs)

- ▶ 4.4 GHz
- ▶ L1 cache/PU, 64 KB I-cache, 128 KB D-cache
- ▶ 3MB L1.5 cache/PU
- Each core with its own Hardware Decimal Floating Point Unit (HDFU)

Two Co-processors (COP)

- ► Accelerator engines
 - Data compression
 - Cryptographic functions
- ▶ Includes 16KB cache
- ▶ Shared by two cores

L2 Cache interface

▶ Shared by all four cores

I/O Bus Controller (GX)

- ▶ Interface to Host Channel (HCA)
- ► Compatible with z9 MBA

Memory Controller (MC)

▶ Interface to controller on memory DIMMs

IBM z10 EC Hardware Decimal Floating Point Unit (HDFU)

Meets requirements of business and human-centric applications

- Performance, Precision, Function
- Avoids rounding and other problems with binary/decimal conversions
- Improved numeric functionality over legacy Binary Coded Decimal (BCD) operations
- Much of commercial computing is dominated by decimal data and decimal operations

Growing industry support for DFP standardization

- Java BigDecimal, C#, XML, XL C/C++, DB2 9, Enterprise PL/1, Assembler Endorsed by key software vendors including Microsoft and SAP
- Open standard definition led by IBM

The z10 processor chip also supports IBM hexadecimal and IEEE 754 floating point operations

Decimal floating-point

Binary floating-point numbers can only approximate common decimal numbers. The value 0.1, for example, would need an infinitely recurring binary fraction. This causes subtle problems; for instance, consider the calculation of adding a 5 percent sales tax to a \$0.70 telephone call, rounded to the nearest cent. Using binary floating-point numbers, the result of 0.70 x 1.05 before rounding is just less than the correct result (0.735) and hence would be rounded down to \$0.73. With decimal floating-point numbers, the intermediate result would be exactly 0.735, which would then round up correctly to \$0.74.

For this and other reasons, binary floating-point computation cannot be used safely for financial calculations, or indeed for any calculations where the results achieved are required to match those which might be calculated by hand.

IBM's mainframe processors have always had binary-coded decimal (BCD) instructions, but these are hard to use for anything other than fixed-point calculations. However, in recent years, decimal calculations are more common (interest rates change daily, for instance) and more complicated (more analysis is done on currency transactions, for example).

The decimal floating-point unit in the z10 processor allows all calculations, including mathematical and statistical, to be done in the new decimal formats, so no conversions to binary are needed, and exact decimal results are given where expected. Conversion to and from BCD or strings is easy too.


For more examples and information, see http://www2.hursley.ibm.com/decimal.

Multilayer Ceramic Module (MLC).


Multilayer Ceramic Module (MLC) technology is used to implement a Multi Chip Module (MCM). There are in principle other technologies to implement a MCM, but MLC is the only one currently used for complex chip carriers. IBM uses both terms interchangeably.

Some of the earlier Pentium modeles produced by Intel used MLC technology. The (then) high speed Pentium Pro consisted of two chips, a CPU chip and a separate cache chip, mounted on a single MLC substrate. This provided superior performance compared to mounting both chips on seperate modules and interconnecting them via prited circuit board technology. Intel has since discontinued this approach.

IBM has manufactured MLC modules since the early 1980s. It is claimed that of all the MLC modules delivered since then, not a single one has failed due to electrical reasons.



Querschnitt durch ein MCM. Das z900-MCM benutzt einen Glas-Keramik-Träger mit 101 Glas-Keramik- und 6 Polyimide Dünnfilm-Verdrahtungslagen. In dem 127 x 127 mm-Modul sind insgesamt 1 km Draht untergebracht. Innerhalb der verschiedenen Schichten entstehen komplexe Verdrahtungsmuster. Die senkrechten Verbindungen zwischen den Schichten bestehen aus leitenden Bohrungen, die wiederum innerhalb einer Schicht in horizontalen Leiterbahnen weitergeführt werden und an einer Bohrung zu einer darunter- oder darüberliegenden Schicht enden usw. Mehr als 4000 Kontaktstifte sorgen für die Verbindung des MCM mit dem darunter liegendem Board.




Zu Kühlungszwecken sitzt auf jedem Chip ein Aluminium-Stempel, der die Verlustwärme ableitet. Eine Spiralfeder sorgt für einen guten Kontakt des Stempels mit der Chip-Oberfläche. Die Aluminium-Stempel werden in einer Bohrung geführt und geben die Verlustwärme an die Umgebungsplatte weiter. Eine darüber liegende Kühlplatte wird mit Wasser gekühlt. Hierfür existiert ein geschlossener Kreislauf, in dem das Wasser seine Wärmeenergie an einen Radiator weitergibt, ähnlich wie in einem Automobil. Bei den z9 und z10 Rechnern befindet sich der Radiator im Rechnergehäuse.

Bei dem hier vorgestellten Verfahren werden alle Chips selbst mit Luft gekühlt. Es sind in der Vergangenheit viele Versuche unternommen worden, Chips direkt mit einer Flüssigkeit zu kühlen. Diese Methode hat sich in der Praxis jedoch nicht bewährt.


Aufbau eines "Thermal Conduction Module"

WÄRMEABLEITUNG IM TCM EXTERNER WIDERSTAN HAT FEDER INTERNER Widerstand HELIUM STENGEL CHIP SUBSTRATE

TCM Wärmeübergang



Thermal Conduction Module (TCM) Multichip Module (MCM) Package . A TCM may mount as few as 4 and as many as 121 chips.



Intel Pentium Pro


The Pentium Pro microprocessor was introduced by Intel in November 1995. It introduced "Out-of-order execution", featuring three parallel RISC Pipelines, which translated x86-Code in RISC-instructions using three decode units.


It was used as a server and high-end desktop processor and was used in supercomputers like ASCI Red.

The Pentium Pro was succeeded by the Pentium II Xeon in 1998.

The Pentium Pro used a 387 Pin Multi Layer Ceramic (MLC) Multi Chip Carrier (MCM) Module. The module consisted of two chips, a CPU chip and a separate L2 cache chip, mounted on a single MLC substrate. This provided superior performance compared to mounting both chips on seperate modules and interconnecting them via printed circuit board technology.

Intel had difficulties in manufacturing the MLC module and has since discontinued this approach.





The memory interface connects to I/O adapter cards housed in an "I/O cage". Connection is performed via an I/O cable, which implements the STI protocol (z9) or Infiniband protocol. Consider these as the equivalents to the PCI bus on your PC. The I/O cage houses a number of I/O adapter cards for connecting disks, tapes, and other I/O devices.

Power supplies, cooling, and controls for connection to a "Hardware Management Console" (HMC) are the remaining compnents of a mainframe system.

The diagram shows is the internal structure of a z9 or z10 mainframe system. CPUs and L2 cache are packaged on a Multi Chip Module (MCM). A single MCM, together with its memory (main store) and its memory interface to the outside world, form a unit called a "Book".



Shown is the external view of a z10 EC Mainframe.

The system consists of two frames labeled A frame and Z frame. The frames are 40 EIA units tall; the two EIA units may be removed if necessary. The specific dimensions are:


- 158 cm deep (62 inches), including the covers
- 194 cm high (76 inches), including the casters
- 154 cm wide (61 inches), with both frames together

Weight (fully equipped):


- 1025 kg (2257 pounds) for the A frame (with the internal battery feature)
- 999 kg (2197 pounds) for the Z frame (with the internal battery feature)




Exterior of a z10 EC system



Interior of a z10 EC system Z frame A frame



A z9 or z10 system has a minimum of 1 book and a maximum of 4 books. A minimum z9 system has a single A frame and a single I/O cage. The Z frame houses 2 additional I/O cages and a "Support Element" to control the system. There is actually a second Support Element just in case the first one fails. A regular Thinkpad Laptop implements each Support Element.




This shows the internal components of a z10 system. The 4 books are in the right upper area.



and here is a slightly different z9 model 109.




Shown is an engineer removing a book from a z9 system.




A z9 book consists of a single MCM, slots for memory cards, and a number of Memory Bus Adapter (MBA) chips/cards. Each MBA implements a Direct Memory Access (DMA) connection to the memory, which is somewhat similar in function to the DMA chip in your PC. MBAs connect via an STI (z9) or Infiniband (z10) cable to an I/O cage. The I/O cage backplane implements (similar to the PCI bus) an STI or Infiniband bus to accept the various I/O adapter cards.

The 4 books form the "Central Electronic Complex" (CEC), sometimes also called the "Central Processing Complex" (CPC). They are mounted in a common CEC cage and are connected to a CEC backplane via a "Book Backplane Connector".

z9-109 Prozessor Book Layout



Each MBA fanout card connects to up to two STI cables. There are up to 8 MBA fanout cards per book, each driving two STIs, resulting in 16 STIs per book. All 16 STIs in a book have a data rate of 2.7 GByte/s each.




View of an opened z9 book

The picture shows the MCM ob the right side, center, of the book. Above and below the MCM are a large number of decoupling capacitors. Short time load variations are satisfied from the decoupling capacitors, which in turn are charged from the central power supply. In a z10 system, the decoupling capacitors are replaced by a small auxiliary power supply contained in the book to handle short time load variations.

Memory cards are shown on the left side of the book.



View of the memory cards




I/O adapter cards have connections for

ESCON FICON OSA Adapter for Ethernet, Token Ring, ATM,

I/O Board

The MCM connects to 8
Memory Bus Adapter (MBA)
chips, which have a function
comparable to the Southbridge
chip in a PC. Each MBA
connects to two STI cables,
comparable to the PCI Bus in a
PC. Die STI Busse connect to
I/O cages, that have STI Slots to
accept I/O cards.




Front side view of a CEC, populated with 2 Books (out of a possible of 4).


Two STI cables connect to an MBA adapter.



STI cable connectiong ton an I/O cage




I/O cage




The picture shows a System z I/O cage.

The two cards with numerous small black fiber channel connectors are ESCON cards. The next card to the right is an OSA card, with two RJ-45 connectors. The cards connected to the large black cables are inter-system coupling (ISC) cards for coupling links. To the far right of the image is another ESCON card with several fiber optic cables connected to it.






A fully populated CEC with 4 books and cables connecting to a fully populated I/O cage.




z10 EC book structure and components

The z10 book lokks somewhat different than the z9 book. The large bank of capaciters has been replaced by a special power supply. Most important, the MBA connecters on the front side of the book habe been replaced by Infiniband HCA connectors, in ether an electrical form (HCA2-C) or an optical form (HCA2-O).

z10EC Processor/Memory/HCA and Book







z10 EC book structure and components (1)

This is an example of how and where different fanout cards are installed. The quantities installed will depend on the actual I/O configuration

z10 EC book structure and components (2)

The z10 EC has fanout cards with associated connectors residing on the front of the book package. There are three kinds of fanout cards:

- An InfiniBand HCA2-C (copper) fanout card supporting ESCON, FICON, OSA, ISC-3, and Crypto Express2 cards in the I/O cages.
- An InfiniBand HCA2-O (optical) fanout card supporting up to 6 GByte/s z10 EC to z10 EC and up to 3 GByte/s z10 EC to System z9 Parallel Sysplex connections.
- A MBA fanout card used for ICB-4 connections only.

The z10 EC supports up to eight I/O fanout card (HCA-C, HCA-O or the new MBA) for each book, with a maximum of 24 for a four book system. Each fanout card comes with two ports giving a maximum of 48 ports for I/O connectivity.

An additional two FSB cards attach to a local ethernet contained within a z10 EC system and are used for administrative and diagnostic purposes only.


z10 EC book structure and components (3)

The z10 EC exploits InfiniBand (IFB) connections to I/O cages driven from the Host Channel Adapter (HCA2-C) fanout cards that are located on the front of the book. The HCA2-C fanout card is designated to connect to an I/O cage by a copper cable. The two ports on the fanout card are dedicated to I/O. This is different from the z9 EC which uses Self Timed Interface (STI) connections driven from the Memory Bus Adapters (MBAs) to connect to the I/O cages.

The HCA2-C fanout card is designated to connect to another z9 or z10 system.

For the z10 EC server there are up to eight fanout cards per book, each driving two IFB cables (two ports), resulting in up to 16 IFB connections per book (16 STI connections with the z9 EC server). All 16 InfiniBand (IFB) connections work with a data rate of 6 GByte/s. In a system configured for maximum availability, alternate paths will maintain access to critical I/O devices, such as disks, networks, and so on.

There is a maximum of 24 fanout cards and 48 ports for a four book system.



Flexible Service Processor (FSP)

The Flexible Service Processor (FSP) cards use Ethernet connectors for internal System services. This is firmware that provides diagnostics, initialization, configuration, run-time error detection and correction. FSP connects via the Support Element (Thinkpad within the z10 frame) to the Hardware Management Console (HMC).

The FSB Ethernet is contained within the z10 EC frame and interconnects all books, all I/O cages, and the two Hardware Support Elements (Thinkpads). For reliability and availability reasons all connections are available in duplicate. The support elements connect via another Ethernet do the Hardware Management Console (HMC). The HMC is used by the system administrator to manage the system (e.g. perform IPL). The Ethernet connection between the Support Element and the HMC is usually dedicated to this single purpose.


The FSB is used for an ethernet network that connects elements within the z10 EC system only, including the Thinkpad Service Element, and is duplicated for reliability reasons.


The Hardware Management Console (HMC) is not directly connected th this internal ethernet. Instead it is connected via a separate ethernt to the Thinkpad service element. The HMC can be routed at great distance from the z10 system.

HCA2-O fanout

Port 0

Port 1





OM3 cable (aqua cladding) 2000 MHz-km, 50 micron multimode fiber

MPO connector
150 meters point-to-point

I/O cage

The z9 and z10 EC has a a minimum of one and a maximum of three I/O cages

Each I/O cage can house up to seven I/O domains. Each I/O domain may have up to 4 I/O slots, making a total


of 28 I/O slots per cage for the z9 and z10. Each slot can accept a single I/O card, for example a FICON Express card.

It is possible to populate the 28 I/O slots in an I/O cage with any mix of these cards:

- ESCON
- FICON Express4, FICON Express2, or FICON Express
- OSA-Express3 and OSA-Express2
- Crypto Express2
- Coupling links

Each I/O domain is connected to the CEC


- on the z9 via a Self-Timed Interface Multiplexer (STI-M) card and a 2.5 GByte/s STI cable. Seven STI-M cards and STI cables are needed to support a full I/O cage.
- on the z10 via a Infiniband I/O Interconnect (IFB-MP) card and a 6.0 GByte/s Copper-Infiniband cable. Seven STI-MP cards and Infiniband cables are needed to support a full I/O cage.



The figure above shows the interconnection of a book via 2 STI cables to an I/O cage in a z9 system. The 28 card slots in an I/O cage are subdivided into 7 domains of 4 cards each. An additional 4 slots are available for STI Multiplexor cards; each STI cable connects to an STI multiplexor (STI-MP) card.

As shown, two multiplexor cards are interconnected to facilitate a redundant I/O interconnect.

Ideally the two STI cables shown above would originate from different books.




The figure above compares the connection difference between a z9 and a z10 system. The MBA adapter is replaced by a HCA adapter. The STI cable is replaced by a copper Infiniband cable, and the STI multiplexor (STI-MP) is replaced by an Infiniband multiplexor (IFB-MP).

In previous systems, an STI or eSTI connection with data rates of 2 GBps and 2.7 GBps respectively was used. The connection was made between the MBA, which is installed in a fanout slot in the front of the book, to the STI-MP (Self-Timed Interconnect - Multiplex) cards installed within the I/O cages.

As I/O cards continue to support higher data transfer rates to the devices, the connection between the I/O cards and the CEC cage needs to provide a higher data rate as well. The connectivity to the I/O cages (I/O domains) in the System z10 is supported by InfiniBand technology, which provides a data rate of 6 GBps.


With the System z10 an HCA2-C fanout in the front of the book connects via an IFB copper cable to an IFB-MP (InfiniBand - Multiplex) card, installed in the I/O cages

On System z9, two STI-MP cards are installed in one STI mother card. For the System z10 the STI mother cards are still used and are populated with the IFB-MP cards.




There is a passive connection in the Infiniband multiplexor (IFB-MP) card to provide the redundancy for the I/O interface. This allows for concurrent repairs against the cabling or the HCA-2C fanout.

Typically the two IFB cables originate from different books to




The 7 different I/O domains (A,B,C,D,E,F,G) and the InfiniBand MultiPlexer (IFB-MP) of a z10 EC I/O cage are shown. Each domain has 4 I/O card slot positions, for a total of 28 slots. An additional 4 card positions accept IFM-MP cards. They connect both to the CEC cage and to the I/O cards in the I/O cage.




The IFB-MP (InfiniBand - Multiplex) card shown above provides the basic connection between the CEC cage and the I/O cages. Data received on any I/O card (e.g. a "FICON Espress 4" I/O card as shown below) travels through the I/O cage backplane to the IFB-MP card.

The IFB-MP card is connected to the HCA2-C fanout card in a book of the central the processor complex (CEC) via an Infiniband internal copper cable. The link between the IFB-MP card and the HCA2-C fanout is operated with a link speed of 6 GByte/s.




I/O cards (also called I/O Features) in the I/O cage usually have connections to I/O devices, for example disks, tapes, or Ethernet connections. Connections to I/O devices are called "channels". There exist different types of channels; the most imprtant channel type is the FICON channel.

Each I/O card may have several channels (connections to I/O devices). A particular channel is identified by an 8 bit channel identifier, called a Physical Channel ID, or PCHID. The figure above shows the front view of an I/O cage with several I/O cards. The 12 bit hexadecimal values indicate a 4 bit number identifying the I/O cage (cage no. 1 in this example) and an 8 bit PCHID.



The "FICON Espress 4" I/O card is an example of an I/O card. It attaches up to 4 duplex FICON cables, with either 1, 2 or 4 Gbit/s data rate.




Shown above are the interconnections of the 4 books of a z10 EC system to one of the I/O cages (also called a cargo cage). Each book has up to 8 HCA adapter Each HCA adapter accepts 2 Infiniband copper cables, for a total of 16 cables. Each copper cable has 12 Infiniband physical lanes with 24 wire pairs. Each wire pair operates at 5 Gbit/s DDR (Double Data Rate) for a total of 60 Gbit/s per cable.

Pairs of Infiniband multiplexors (IFB-MP) are coupled with a Remote I/O Interconnect(RII).

A number of differen I/O card types are available. The most important types are:


- FICON Express for the attachment of up to 4 FICON fibre optical links with a data rate of up to 4 Gbit/s each
- ESCON for the attachment of the older ESCON fibre optical links.
- ISC-3 fibre optic connections to another system z.
- Several types of OSA Express for multiple Ethernet attachments up to 10 Gbit/s data rate.



Interconnecting several Mainframe systems

Traditionally there have been several alternatives to interconnect multiple mainframe systems. These were especially the ISC-3 and ICB-4 cabling approaches. Interconnected multiple mainframe systems are called a Sysplex; a Coupling Facility (CF) is ahighly specialised mainframe system..


With the z10 it is possible to use Parallel Sysplex Infiniband (PSIFB). The PSIFB optical cable for 12x IB-DDR is a 12 fiber pair cable (total of 24 optical fibers) of 50 micron multimode optical fiber. The maximum cable length for PSIFB is 150 meters. Single mode cables are used for larger distances.



System z10

Shown above are InfiniBand connection types supported on System z10 and System z9 servers. While the data rate for interconnecting two z10 systems is 6 GByte/s, interconnecting a z10 and a z9 permits only 3 GByte/s.

The same Infiniband protocol is used to alternatively interconnect a book with an I/O cage and to interconnect two systems. The difference is in the cabling: Book to I/O cage uses a copper cab le and the HCA2-C adapter while the inter-sytem connection uses an optical cable and the HCA2-O adapter.




Coupling link configuration options for System z10

Interconnections between z10 and z9 systems may use Infiniband. Interconnections to older systems require the traditional ISC-3 and ICB-4 links.

The ICB-4 cable connects to an MBA card. It interconnects two systems with a copper cable and a data rate of 2 MByte/s over a distance of up to 10 meters.

The ISC-3 cable connects to an ISC-3 I/Ocard housed in an I/O cage. It interconnects two systems with an optical cable and a data rate of 2 Mbit/s or 200MByte/s over a distance of up to 100 km.




z10 configuration of the L2 cache

A maximum z10 system can have a total of 77 processing units (PU) in 4 books. Of these, 64 may be configured as CPUs. 3 of the 4 books may have 20 PUs each, the 4th book has 17 PUs.

The four L2 caches of the four books are interconnected by point-to-point links and form a single common and shared L2 cache that is used by the 77 PUs in all four books.

This is a unique System z feature. In other large systems, e.g from HP or Sun, the L2 cache is not shared, or is shared by a few CPUs at best.



This is another unique z10 (and z9) feature. In all non-IBM systems, I/O adapter cards attach to main memory. In a z10, the Host Channel Adapter (HCA) attaches to the L2 cache, supporting a much higher bandwidth.

Each book has a maximum of 8 HCA adapter cards, and each HCA has 2 ports, each attaching a 6 GByte/s Infiniband link, for a total of 96 GByte/s I/O data rate per book.